


SpinalHDL CheatSheet – Lib

Stream



Interface valid, ready, payload

Example val myStream = Stream(Bits(32 bits))
val myInput = master Stream(UInt(3 bits))

Connection

slave << master	Connect two streams together
master >> slave	
slave << master	Connect with a register stage (1 latency).
master >> slave	Equivalent to <code>m2sPipe()</code>
slave <-> master	Bandwidth divided by 2. Equivalent to <code>s2mPipe.m2sPipe</code>
master >-> slave	
slave </< master	Connect with a register stage + mux (0 latency).
master >/> slave	Equivalent to <code>s2mPipe()</code>

Function .haltWhen(cond), .throwWhen(cond),
.continueWhen(cond), .takeWhen(cond),
.queue(size), .fire, .stall, .halfPipe(), .stage(),
.translateFrom(T)(dataAssignment)

Fifo StreamFifo(...), StreamFifoCC(...),

StreamCCByToggle(...),
StreamFifoLowLatency(...)

val arbiter = StreamArbiterFactory.roundRobin.noLock.

Arbitrer StreamArbiterFactory.roundRobin.noLock()
Arbitration : lowerFirst, roundRobin, sequentialOrder

Lock : noLock, transactionLock, fragmentLock

Fork val fork = new StreamFork(T, 2)

Dispatcher StreamDispatcherSequential()

val outStream = StreamMux(UInt, Seq/Vec[Stream[T]])

Mux val demux = StreamDemux(T, portCount: Int)

Demux val wJoin = StreamJoin.arg(bus.aw, bus.w)

Flow

Interface valid, payload

Example val myFlow = Flow(Bits(32 bits))
val myInput = slave Flow(UInt(3 bits))

Connection

slave << master Connect two flows together

master >> slave Connect with a register stage

s <-< m , m >-> s .throwWhen(cond), .toReg(), .fire,

Function .toStream, .takeWhen(cond),
.translateFrom(T)(dataAssignment),
.push()

Fifo FlowCCByToggle

State Machine

Style A

```
val sm = new StateMachine{
  always{
    when(cond){ goto(s1) }
  }
  val s1: State = new State with EntryPoint{
    onEntry{}
    whenIsActive{ when(cond) { goto(s2) } }
    onExit{}
  }
  val s2: State = new State{
    whenIsActive{ goto(s1) }
  }
}
```

Style B

```
Val sm = new StateMachine{
  val s1 = new State with EntryPoint
  val s2 = new State
  always{
    when(cond){ goto(s1) }
  }
  s1
    .onEntry()
    .whenIsActive{ goto(s2) }
    .onExit()
  s2.whenIsActive{ goto(s1) }
}
Delay new StateDelay(40){ whenCompleted{...}}
Inner SM new StateFsm(fsm=internalFsm()){whenCompleted{...}}
Parallel SM new StateParallelFsm(fsmA(), fsmB()){whenCompleted{...}}
```

Bus Slave Factory

Primitive .read(), .write(), .readAndWrite(),
.onWrite(), .onRead(),
.isWriting(), .isReading(),
.readMultiWord(), .writeMultiWord(),
.readAndWriteMultiWord(),
factory.read(mySignal, address = 0x00)
.createWriteOnly(), .createReadOnly(),
.createReadAndWrite(),
.createReadAndClearOnSet(), .readAndClearOnSet(),
.clearOnSet(), .createAndDriveFlow(),
.createWriteMultiWord(), .createReadMultiWord(),
.createWriteAndReadMultiWord(),
val reg = factory.createWriteOnly(UInt(2 bits), 0x00)
.drive(), .driveAndRead(),
.driveMultiWord(), .driveAndReadMultiWord(),
.driveFlow()

Create factory.drive(uart.io.config.frame, 0x10)
.readStreamNonBlocking(),
.doBitsAccumulationAndClearOnRead(),
.multiCycleRead(),

Misc .readAddress, .writeAddress,
.readSyncMemWordAligned(),
.writeMemWordAligned()

class AvalonUartCtrl(...) extends Component{

```
  val io = new Bundle{
    val bus = slave(AvalonMM(...))
    val uart = master(Uart())
  }
  val uartCtrl = new UartCtrl(uartCtrlConfig)
  io.uart <> uartCtrl.io.uart
  val busCtrl = AvalonMMSSlaveFactory(io.bus)
  busCtrl.driveAndRead(uartCtrl.io.config.clockDivider,address = 0)
  busCtrl.driveAndRead(uartCtrl.io.config.frame,address = 4)
  ...
}
```

Utils

Delay(x, c)	Delay x of c cycle
fromGray/toGray(x: UInt)	Return the gray value
Reverse(T)	Reverse all bits
OHToUInt()	One hot number to UInt
MuxOH()	Mux for One hot number
MajorityVote()	True if number of bit set is > x.size
LatencyAnalysis(Node*)	Return the length of the path
History(T, len)	Return a vector of len element of T
EndiannessSwap()	Endianness swap
CountOne()	Return the number of bit set
BufferCC(T)	Synchronized with the current clock domain by using 2 flip flop
Counter()	Counter
Timeout(10 ms)	Timeout
NoData	Empty bundle

Lib

Bus

AhbLite3	Arbiter, Decoder, Interconnet, AhbLite2<->Apb3, Rom, Ram, SlaveFactory
Apb3	Decoder, GPIO, Router, SlaveFactory
Axi4	Arbiter, Crossbar, Decoder, Axi4<->Apb3
AxiLite4	SlaveFactory
Avalon	SlaveFactory
AsyncMemoryBus	SlaveFactory
PipelinedMemoryBus	-
Com	I2C, Jtag, SPI, UART
Graphic	VGA
Math	Divider
Misc	InterruptCtrl, PDM, Timer, Prescaler
Debugger	SystemDebugger
EDA	Xilinx, Microsemi, Altera