


# SpinalHDL CheatSheet – Lib

## Stream



<b>Interface</b>	valid, ready, payload
<b>Example</b>	val myStream = Stream(Bits(32 bits)) val myInput = master Stream(UInt(3 bits))
<b>Connection</b>	
slave << master	Connect two streams together
master >> slave	Connect with a register stage (1 latency).
slave <-< master	Equivalent to m2sPipe()
master >>-> slave	Equivalent to s2mPipe()
slave <-/< master	Bandwith divided by 2. Equivalent to s2mPipe.m2sPipe
master >-/> slave	Connect with a register stage + mux (0 latency).
slave </< master	Equivalent to s2mPipe()
master >/> slave	Equivalent to s2mPipe()
<b>Function</b>	.haltWhen(cond), .throwWhen(cond), .continueWhen(cond), .takeWhen(cond), .queue(size), .fire, .stall, .halfPipe(), .stage(), .translateFrom(T)(dataAssignment) StreamFifo(...), StreamFifoCC(...), StreamCCByToggle(...), StreamFifoLowLatency(...) val arbitrer = StreamArbiterFactory.roundRobin.noLock. onArgs(streamA, streamB, streamC) <i>Arbitration</i> : lowerFirst, roundRobin, sequentialOrder <i>Lock</i> : noLock, transactionLock, fragmentLock val fork = new StreamFork(T, 2) StreamDispatcherSequential() Mux val outStream = StreamMux(UInt, Seq/Vec[Stream[T]]) Demux val demux = StreamDemux(T, portCount: Int) Join val wJoin = StreamJoin.arg(bus.aw, bus.w)

## Flow

<b>Interface</b>	valid, payload
<b>Example</b>	val myFlow = Flow(Bits(32 bits)) val myInput = slave Flow(UInt(3 bits))
<b>Connection</b>	
slave << master	Connect two flows together
master >> slave	Connect with a register stage
s <<- m , m >>-> s	.throwWhen(cond), .toReg(), .fire, .toStream, .takeWhen(cond), .translateFrom(T)(dataAssignment), .push()
<b>Function</b>	FlowCCByToggle

## Fragment

<b>Interface</b>	last, payload
<b>Example</b>	val myStream = Stream(Fragment(T)) val myFlow = Flow(Fragment(T))
<b>Function</b>	.first, .tail, .isFirst, .isTail, .insertHeader(T)

## State Machine

### Style A

```
val sm = new StateMachine{
  always{
    when(cond){ goto(s1) }
  }
  val s1: State = new Sate with EntryPoint{
    onEntry{}
    whenIsActive{ when(cond) { goto(s2) } }
    onExit{}
  }
  val s2: State = new State{
    whenIsActive{ goto(s1) }
  }
}
```

### Style B

```
Val sm = new StateMachine{
  val s1 = new State with EntryPoint
  val s2 = new State
  always{
    when(cond){ goto(s1) }
  }
  s1
  .onEntry()
  .whenIsActive{ goto(s2) }
  .onExit()
  s2.whenIsActive{ goto(s1) }
}
```

<b>Delay</b>	new StateDelay(40){ whenCompleted{...}}
<b>Inner SM</b>	new StateFsm(fsm=internalFsm()){whenCompleted{...}}
<b>Parallel SM</b>	new StateParallelFsm(fsmA(), fsmB()){whenCompleted{...}}

## Bus Slave Factory

<b>Primitive</b>	.read(), .write(), .readAndWrite(), .onWrite(), .onRead() .isWriting(), isReading(), .readMultiWord(), .writeMultiWord(), .readAndWriteMultiWord(), factory.read(mySignal, address = 0x00) .createWriteOnly(), .createReadOnly(), .createReadAndWrite(), .createReadAndClearOnSet(), .readAndClearOnSet(), .clearOnSet(), .createAndDriveFlow(), .createWriteMultiWord(), .createReadMultiWord(), .createWriteAndReadMultiWord(), val reg = factory.createWriteOnly(UInt(2 bits), 0x00)
<b>Create</b>	.drive(), .driveAndRead(), .driveMultiWord(), .driveAndReadMultiWord(), .driveFlow() factory.drive(uart.io.config.frame, 0x10)
<b>Misc</b>	.readStreamNonBlocking(), .doBitsAccumulationAndClearOnRead(), .multiCycleRead(), .readAddress, .writeAddress, .readSyncMemWordAligned(), .writeMemWordAligned()

```
class AvalonUartCtrl(...) extends Component{
  val io = new Bundle{
    val bus = slave(AvalonMM(...))
    val uart = master(Uart())
  }
  val uartCtrl = new UartCtrl(uartCtrlConfig)
  io.uart <-> uartCtrl.io.uart
  val busCtrl = AvalonMMSlaveFactory(io.bus)
  busCtrl.driveAndRead(uartCtrl.io.config.clockDivider,address = 0)
  busCtrl.driveAndRead(uartCtrl.io.config.frame,address = 4)
  ...
}
```

## Utils

Delay(x, c)	Delay x of c cycle
fromGray/toGray(x: UInt)	Return the gray value
Reverse(T)	Reverse all bits
OHToUInt()	One hot number to UInt
MuxOH()	Mux for One hot number
MajorityVote()	True if number of bit set is > x.size
LatencyAnalysis(Node*)	Return the length of the path
History(T, len)	Return a vector of len element of T
EndiannessSwap()	Endianness swap
CountOne()	Return the number of bit set
BufferCC(T)	Synchronized with the current clock domain by using 2 flip flop
Counter()	Counter
Timeout(10 ms)	Timeout
NoData	Empty bundle

## Lib

<b>Bus</b>	Arbiter, Decoder, Interconnet, AhbLite2<->Apb3, Rom, Ram, SlaveFactory
AhbLite3	Arbiter, Decoder, Interconnet, AhbLite2<->Apb3, Rom, Ram, SlaveFactory
Apb3	Decoder, GPIO, Router, SlaveFactory
Axi4	Arbiter, Crossbar, Decoder, Axi4<->Apb3
AxiLite4	SlaveFactory
Avalon	SlaveFactory
AsyncMemoryBus	SlaveFactory
PipelinedMemoryBus	SlaveFactory
<b>Com</b>	I2C, Jtag, SPI, UART
<b>Graphic</b>	VGA
<b>Math</b>	Divider
<b>Misc</b>	InterruptCtrl, PDM, Timer, Prescaler
<b>Debugger</b>	SystemDebugger
<b>EDA</b>	Xilinx, Microsemi, Altera