















SpinalHDL CheatSheet – Symbolic

Combinatorial

<code>val x = ~a (Bits, UInt, SInt)</code>	<code>val x = a && b</code>
	
<code>val x = a && (b c)</code>	<code>val x = a && b</code>
	
<code>val tmp = b c</code>	<code>val x = Reg(Bool)</code>
<code>val x = a && tmp</code>	
<code>val x, y = Bool()</code>	<code>val x = Reg(Bool) init(False)</code>
<code>x := !a</code>	
<code>y := x</code>	<code>SubComp</code>
<code>val x = Mux(c, b, a)</code>	<code>val x = Bool()</code>
	<code>when(c){</code>
<code>val x = c ? b a</code>	<code>x := a</code>
<code>}</code>	
<code>val sel = UInt(2 bits)</code>	<code>val x = Reg(Bool) init(False)</code>
<code>val x = Bool()</code>	<code>when(b){</code>
<code>switch(sel){</code>	<code>x := a</code>
<code> is(0) {x := a}</code>	<code>}</code>
<code> is(1) {x := b}</code>	
<code> is(2) {x := c}</code>	<code>SubComp</code>
<code> is(3) {x := d}</code>	<code>42</code>
<code>}</code>	<code>dutyCycle</code>
<code>val sel = UInt(2 bits)</code>	<code>val x = Bool()</code>
<code>val vec = Vec(a,b,c,d)</code>	<code>when(b){</code>
<code>val x = vec(sel)</code>	<code>x := a</code>
	<code>}</code>
<code>val sel = UInt(2 bits)</code>	<code>val x = Reg(Bool)</code>
<code>val x = sel.mux(</code>	<code>x := a</code>
<code> 0 -> a,</code>	<code>when(d){</code>
<code> 1 -> b,</code>	<code>when(e){</code>
<code> 2 -> c,</code>	<code>x := c</code>
<code> 3 -> d</code>	<code>}</code>
<code>)</code>	<code>otherwise {</code>
	<code>x := b</code>
	<code>}</code>

Register

<code>val x = Reg(Bool)</code>	<code>val x = Reg(Bool) init(False)</code>
	
<code>SubComp</code>	<code>SubComp</code>
<code>42</code>	<code>dutyCycle</code>
<code>val x = Reg(Bool)</code>	<code>val x = Reg(Bool) init(False)</code>
<code>when(b){</code>	<code>when(b){</code>
<code> x := a</code>	<code> x := a</code>
<code>}</code>	<code>}</code>
	
<code>val x = Reg(Bool)</code>	<code>val x = Reg(Bool)</code>
<code>x := a</code>	<code>x := a</code>
<code>when(c){</code>	<code>when(c){</code>
<code> x := b</code>	<code> x := b</code>
<code>}</code>	<code>}</code>
	
<code>val x = Reg(Bool)</code>	<code>val x = Reg(Bool)</code>
<code>x := a</code>	<code>x := a</code>
<code>when(c){</code>	<code>when(d){</code>
<code> x := b</code>	<code> when(e){</code>
<code>}</code>	<code> x := c</code>
<code>otherwise {</code>	<code>}</code>
<code> x := b</code>	<code>}</code>
<code>}</code>	
	

Component

<code>class SubComp extends Component{</code>	<code>class SubComp extends Component{</code>
<code> val io = new Bundle{</code>	<code> val io = new Bundle{</code>
<code> val dutyCycle = out UInt(16 bits)</code>	<code> val dutyCycle = out UInt(16 bits)</code>
<code> }</code>	<code> }</code>
<code> io.dutyCycle := 42</code>	<code> 42</code>
<code>}</code>	<code>dutyCycle</code>
<code>Pwm</code>	<code>Pwm</code>
<code>enable</code>	<code>enable</code>
<code>pwm</code>	<code>pwm</code>
<code> // ...</code>	<code> dutyCycle</code>
<code>Toplevel</code>	<code>Toplevel</code>
<code>SubComp</code>	<code>SubComp</code>
<code>enable</code>	<code>enable</code>
<code>pwm</code>	<code>pwm</code>
<code>dutyCycle</code>	<code>dutyCycle</code>

Datatype/Interface

<code>val x = Bool()</code>	<code>val x = Bool()</code>
<code>val x = Bits(8 bits)</code>	<code>val x = Bits(8 bits)</code>
<code>val x = UInt(8 bits)</code>	<code>val x = UInt(8 bits)</code>
<code>val x = SInt(8 bits)</code>	<code>val x = SInt(8 bits)</code>
<code>val x = Vec(UInt(8 bits), size = 4)</code>	<code>val x = Vec(UInt(8 bits), size = 4)</code>
<code>object State extends SpinalEnum{</code>	<code>object State extends SpinalEnum{</code>
<code> val IDLE, S0,S1,S2 = newElement()</code>	<code> val IDLE, S0,S1,S2 = newElement()</code>
<code>}</code>	<code>}</code>
<code>val x = State()</code>	<code>val x = State()</code>
<code>case class RGB(channelWidth : Int) extends Bundle{</code>	<code>RGB</code>
<code> val r,g,b = UInt(channelWidth bits)</code>	<code> r</code>
<code> def isBlack : Bool = r === 0 && g === 0 && b === 0</code>	<code> g</code>
<code>}</code>	<code> b</code>
<code>val src = RGB(8)</code>	<code>src : RGB</code>
<code>val dst = Reg(RGB(channelWidth = 8))</code>	<code>dst : RGB</code>
<code>dst := src</code>	
<code>case class MemoryPort(addressWidth : Int, dataWidth : Int) extends Bundle with IMasterSlave {</code>	<code>MemoryPort</code>
<code> val enable = Bool</code>	<code> enable</code>
<code> val rwn = Bool</code>	<code> rwn</code>
<code> val address = Bits(addressWidth bits)</code>	<code> address</code>
<code> val writeData = Bits(dataWidth bits)</code>	<code> writeData</code>
<code> val readData = Bits(dataWidth bits)</code>	<code> readData</code>
<code> override def asMaster(): Unit = {</code>	
<code> out(enable,rwn,address,writeData)</code>	
<code> in(readData)</code>	
<code> }</code>	
<code>MappedFifo</code>	<code>MappedFifo</code>
<code> mem</code>	<code>mem</code>
<code> pop</code>	<code>pop</code>

SpinalHDL CheatSheet – Symbolic